Impact of Partial Reset on Fault Independent Testing and BIST
نویسندگان
چکیده
Partial reset has been shown to have significant impact on deterministic test generation for sequential circuits. In this paper, we explore the use of partial reset in fault-independent testing and application to built-in selftest. We take the following approach: based on fault propagation analysis, we select a subset of the circuit flip-flops to be initialized to 0 or 1. The initialization (set/reset) is performed periodically while the test input vectors to the sequential circuit are applied. An average improvement of 15% in fault-coverage has been obtained for circuits resistant to random pattern testing.
منابع مشابه
BIST for Delay-Faults in Digital High-Speed ICs
Testing of high-speed integrated circuits is becoming increasingly a challenging task owing to high clock frequencies. Often testers are not able to test such devices due to their limited high frequency capabilities. In this article we outline a BIST methodology such that high performance devices can be tested on relatively low performance testers. In addition, also a full BIST technique is add...
متن کاملBIST-Based Delay-Fault Testing in FPGAs
We present the first delay-fault testing approach for Field Programmable Gate Arrays (FPGAs), applicable for on-line testing as well as for off-line manufacturing and system-level testing. Our approach is based on Built-In Self-Test (BIST), it is comprehensive, and does not require expensive external test equipment (ATE). We have successfully implemented this BIST approach for delay-fault testi...
متن کاملReconvergent Fanout Removal Through Partial BIST Insertion
The chief goal of partial scan/BIST selection is to identify the minimum number of flip flops in a design which can be converted into test flip flops to enable high fault coverage. We propose the elimination of reconvergent fanout during partial scan/BIST selection by choosing flip flops on reconvergent fanout paths. We present a partial scan/BIST selection algorithm which minimizes reconvergen...
متن کاملEvaluating the Digital Fault Coverage for a Mixed-Signal Built-In Self-Test by
This thesis focuses on a digital Built-in Self-Test (BIST) approach to perform specification oriented testing of the analog portion of a mixed-signal system. The BIST utilizes a direct digital synthesizer (DDS) based test pattern generator (TPG) and a multiplieraccumulator (MAC) based output response analyzer (ORA) to stimulate and analyze the analog devices under test, respectively. This appro...
متن کاملPerformance of Generic and Recursive Pseudo Exhaustive Two-Pattern Generator
The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum...
متن کامل